Memory PHY Validation Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

THE ROLE:

As a member of the IO and Circuit Technologies Group, you will contribute to the development and productization of advanced highspeed memory interface IP. In this position, you will join the HighSpeed IO Interface IP engineering team and work closely with architecture, IP design, physical design, SoC, platform, product, and other crossfunctional engineering teams. You will help deliver industryleading HBM, DDR, and LPDDR memory interface solutions from design through silicon implementation.

THE PERSON:

The ideal candidate brings strong technical capabilities, attention to detail, and clear communication skills. They collaborate effectively with silicon design engineers and multidisciplinary teams and demonstrate solid analytical and problemsolving abilities when working on both presilicon and postsilicon challenges.

KEY RESPONSIBILITIES:

• Provide systems engineering and post-silicon support for HBM/DDR/LPDDR Memory interface IP
• New products bring-up support from first silicon in the lab through initial production
• Triage observations from silicon validation, and help debug issues with ATE, Platform, Firmware, and Characterization / Compliance teams
• Provide expertise and support in silicon design, process, and integration flows for Memory Interface IP
• Pre-Silicon engagement with internal and external PHY design teams, Platform, ATE, IP design, and Firmware teams
• Perform and review analog circuit and mixed-signal design/analysis for high-speed I/O and Memory Interface IP in advanced process technologies

PREFERRED EXPERIENCE:

• High-speed I/O design experience, including understanding of Tx (transceiver), Rx (Receiver), PLL (phase lock loop)/DLL, Clocking, Equalization techniques and circuits, Training algorithms and Firmware
• Python and/or Perl programming for test scripts, data analysis, FW code creation/debug, should be familiar with UNIX and Windows environment
• Ability to adapt learn new toolsets and frameworks,
• Basic understanding of Verilog RTL, digital circuits, as well as a general knowledge and experience of the backend physical flow
• Laboratory experience, including hands-on use of equipment: Oscilloscopes, Signal generators, BERT, Logic analyzers, etc.

ACADEMIC CREDENTIALS:

• Bachelor's or master's degree in computer engineering/Electrical Engineering

This role is not eligible for visa sponsorship.

#LI-DP1

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.

This posting is for an existing vacancy.